


μP 8051/80535 INSTRUCTION SET

Jacek Majewski , 1994

μP Algorithm

1. Fetch from memoryCode instruction:
Instr. Reg. \leftarrow (PC)_{Code}
2. PC \leftarrow PC+ No_of_bytes
3. Operation
4. Go to 1.

μP Memory Maps



Notes on **Data** addressing modes:

Rn working register R0-R7

direct 128 internal RAM locations, any I/O port, control or status register located in **Data** memory space

@R0/1 *indirect* **Data** memory space (internal or external RAM) location *addressed* by register R0 or R1

#data 8-bit constant included in instruction

#data 16 16-bit constant included as bytes 2 and 3 of instruction

bit 8-bit *address* of μP bits located in **Data** memory space

A accumulator

() contents of **Data** memory space (internal data RAM of μP);
description () is equivalent to ()_{Data}

()_{Code} contents of **Code** program memory space (internal/external ROM of μP)

()_{Xdata} contents of **Xdata** external **Data** memory space (external **Data** RAM of μP)

Caddr₁₆ destination *address* for LCALL and LJMP may be anywhere within the 64 Kbyte program memory **Code** *address* space

Caddr₁₁ destination *address* for ACALL and AJMP will be within the same 2 Kbyte page of program memory as the first byte of the following instruction.

Crel SJMP and all conditional jumps include an 8-bit offset byte. Range is +127/-128 bytes *relative* to first byte of the following instruction. Value of Crel is sign-extended to double bytes before addition to PC.

sign sign extension

nosgn no sign extension

← move

↔ exchange





⊥ concatenate

C language operators:

+ - * / % add, subtrac, multiply, divide, modulo

& | ^ ~ and, or, xor, not (bitwise operators)

Mnemonic	Operation	Code	M Cycles
Arithmetic operations			
ADD A, Rn	$A \leftarrow A + Rn$ flags: CY OV AC	0010 1rrr	1
ADD A, direct	$A \leftarrow A + (direct)$ flags: CY OV AC	25 direct	1
ADD A, @R0/1	$A \leftarrow A + (R0/1)$ flags: CY OV AC	26 /27	1
ADD A, #data	$A \leftarrow A + data$ flags: CY OV AC	24 data	1
ADDC A, Rn	$A \leftarrow A + Rn + CY$ flags: CY OV AC	0011 1rrr	1
ADDC A, direct	$A \leftarrow A + (direct) + CY$ flags: CY OV AC	35 direct	1
ADDC A, @R0/1	$A \leftarrow A + (R0/1) + CY$ flags: CY OV AC	36 /37	1
ADDC A, #data	$A \leftarrow A + data + CY$ flags: CY OV AC	34 data	1
SUBB A, Rn	$A \leftarrow A - Rn - CY$ flags: CY OV AC	1001 1rrr	1
SUBB A, direct	$A \leftarrow A - (direct) - CY$ flags: CY OV AC	95 direct	1
SUBB A, @R0/1	$A \leftarrow A - (R0/1) - CY$ flags: CY OV AC	96 /97	1
SUBB A, #data	$A \leftarrow A - data - CY$ flags: CY OV AC	94 data	1
INC A	$A \leftarrow A + 1$	04	1
INC Rn	$Rn \leftarrow Rn + 1$	0000 1rrr	1
INC direct	$(direct) \leftarrow (direct) + 1$	05 direct	1
INC @R0/1	$(R0/1) \leftarrow (R0/1) + 1$	06 /07	1
DEC A	$A \leftarrow A - 1$	14	1
DEC Rn	$Rn \leftarrow Rn - 1$	0001 1rrr	1
DEC direct	$(direct) \leftarrow (direct) - 1$	15 direct	1
DEC @R0/1	$(R0/1) \leftarrow (R0/1) - 1$	16 /17	1
INC DPTR	$DPTR \leftarrow DPTR + 1$	A3	2
MUL AB	$B \perp A \leftarrow A * B$ flags: CY=0 OV	A4	4
DIV AB	$A \leftarrow A / B$ (result) $A \leftarrow A \% B$ (remainder) flags: CY=0 OV	84	4
DA A	if $A_{3-0} > 0$ or $AC=1$: $A_{3-0} \leftarrow A_{3-0} + 6$ if $A_{7-4} > 0$ or $CY=1$: $A_{7-4} \leftarrow A_{7-4} + 6$ flag: CY	D4	1
Logical operation			
ANL A, Rn	$A \leftarrow A \& Rn$	0101 1rrr	1
ANL A, direct	$A \leftarrow A \& (direct)$	55 direct	1
ANL A, @R0/1	$A \leftarrow A \& (R0/1)$	56 /57	1
ANL A, #data	$A \leftarrow A \& data$	54 data	1

Mnemonic	Operation	Code	M Cycles
ANL <i>direct</i> , A	$(direct) \leftarrow (direct) \& A$	52 <i>direct</i>	1
ANL <i>direct</i> , # <i>data</i>	$(direct) \leftarrow (direct) \& data$	53 <i>direct data</i>	2
ORL A, Rn	$A \leftarrow A Rn$	0100 1rrr	1
ORL A, <i>direct</i>	$A \leftarrow A (direct)$	45 <i>direct</i>	1
ORL A, @R0/1	$A \leftarrow A (R0/1)$	46 /47	1
ORL A, # <i>data</i>	$A \leftarrow A data$	44 <i>data</i>	1
ORL <i>direct</i> , A	$(direct) \leftarrow (direct) A$	42 <i>direct</i>	1
ORL <i>direct</i> , # <i>data</i>	$(direct) \leftarrow (direct) data$	43 <i>direct data</i>	2
XRL A, Rn	$A \leftarrow A \wedge Rn$ (^ XOR)	0110 1rrr	1
XRL A, <i>direct</i>	$A \leftarrow A \wedge (direct)$	65 <i>direct</i>	1
XRL A, @R0/1	$A \leftarrow A \wedge (R0/1)$	66 /67	1
XRL A, # <i>data</i>	$A \leftarrow A \wedge data$	64 <i>data</i>	1
XRL <i>direct</i> , A	$(direct) \leftarrow (direct) \wedge A$	62 <i>direct</i>	1
XRL <i>direct</i> , # <i>data</i>	$(direct) \leftarrow (direct) \wedge data$	63 <i>direct data</i>	2
CLR A	$A \leftarrow 0$	E4	1
CPL A	$A \leftarrow \sim A$	F4	1
RL A		23	1
RLC A		33	1
RR A		03	1
RRC A		13	1
SWAP A	$A_{7-4} \leftrightarrow A_{3-0}$	C4	1

Data transfers

MOV A, Rn	$A \leftarrow Rn$	1110 1rrr	1
MOV A, <i>direct</i>	$A \leftarrow (direct)$	E5 <i>direct</i>	1
MOV A, ACC			
MOV A, @R0/1	$A \leftarrow (R0/1)$	E6 /E7	1
MOV A, # <i>data</i>	$A \leftarrow data$	74 <i>data</i>	1
MOV Rn, A	$Rn \leftarrow A$	1111 1rrr	1
MOV Rn, <i>direct</i>	$Rn \leftarrow (direct)$	A8 <i>direct</i>	2
MOV Rn, # <i>data</i>	$Rn \leftarrow data$	0111 1rrr <i>data</i>	1
MOV <i>direct</i> , A	$(direct) \leftarrow A$	F5 <i>direct</i>	1
MOV <i>direct</i> , Rn	$(direct) \leftarrow Rn$	88 <i>direct</i>	2

Mnemonic	Operation	Code	M Cycles
MOV $direct_d, direct_s$	$(direct_d) \leftarrow (direct_s)$	85 $direct_s$ $direct_d$	2
MOV $direct, @R0/1$	$(direct) \leftarrow (R0/1)$	86 $direct$ 87 $direct$	2
MOV $direct, \#data$	$(direct) \leftarrow data$	75 $direct\ data$	2
MOV $@R0/1, A$	$(R0/1) \leftarrow A$	F6 / F7	1
MOV $@R0/1, direct$	$(R0/1) \leftarrow (direct)$	A6 $direct$	2
MOV $@R0/1, \#data$	$(R0/1) \leftarrow data$	76 $data$ 77 $data$	1
MOV DPTR, $\#data_{16}$	$DPTR \leftarrow data_{16}$	90 $data_{16}$ (HiLo)	2
MOVC A, $@A+DPTR$	$A \leftarrow (A_{nosign} + DPTR)_{Code}$	93	2
MOVC A, $@A+PC$	$A \leftarrow (A_{nosign} + PC)_{Code}$	83	2
MOVX A, $@R0/1$	$A \leftarrow (P2 \perp R0/1)_{\chi data}$	E2 / E3	2
MOVX A, $@DPTR$	$A \leftarrow (DPTR)_{\chi data}$	E0	2
MOVX $@R0/1, A$	$(P2 \perp R0/1)_{\chi data} \leftarrow A$	F2 / F3	2
MOVX $@DPTR, A$	$(DPTR)_{\chi data} \leftarrow A$	F0	2
PUSH $direct$	$SP \leftarrow SP+1; (SP) \leftarrow (direct)$	C0 $direct$	2
POP $direct$	$(direct) \leftarrow (SP); SP \leftarrow SP-1$	D0 $direct$	2
XCH A, Rn	$A \leftrightarrow Rn$	1100 1rrr	1
XCH A, $direct$	$A \leftrightarrow (direct)$	C5 $direct$	1
XCH A, $@R0/1$	$A \leftrightarrow (R0/1)$	C6 / C7	1
XCHD A, $@R0/1$	$A_{3-0} \leftrightarrow (R0/1)_{3-0}$	D6 / D7	1

Program and machine control

ACALL $Caddr_{11} 2S$	$SP \leftarrow SP+2; (SP : SP-1) \leftarrow PC$ $PC \leftarrow PC_{15-11} \perp Caddr_{10-0}$	aaa1 0001 $Caddr_{7-0}$	2
LCALL $Caddr_{16} 2$	$SP \leftarrow SP+2; (SP : SP-1) \leftarrow PC$ $PC \leftarrow Caddr_{15-0}$	12 $Caddr_{16}$ (HiLo)	2
RET	$PC \leftarrow (SP : SP-1); SP \leftarrow SP-2_$	22	2
RETI	$PC \leftarrow (SP : SP-1); SP \leftarrow SP-2_$	32	2
AJMP $Caddr_{11}$	$PC \leftarrow PC_{15-11} \perp Caddr_{10-0}$	aaa0 0001 $Caddr_{7-0}$	2
LJMP $Caddr_{16}$	$PC \leftarrow Caddr_{15-0}$	02 $Caddr_{16}$ (HiLo)	2
SJMP $Crel$	$PC \leftarrow PC + Crel_{sign}$	80 $Crel$	2
JMP $@A+DPTR$	$PC \leftarrow A_{nosign} + DPTR$	73	2
JZ $Crel$	if $A=0$: $PC \leftarrow PC + Crel_{sign}$	60 $Crel$	2
JNZ $Crel$	if $A \neq 0$: $PC \leftarrow PC + Crel_{sign}$	70 $Crel$	2
JC $Crel$	if $CY=1$: $PC \leftarrow PC + Crel_{sign}$	40 $Crel$	2

Mnemonic	Operation	Code	M Cycles
JNC <i>Crel</i>	if CY=0 : PC ← PC + $Crel_{sign}$	50 <i>Crel</i>	2
JB <i>bit, Crel</i>	if <i>bit</i> =1 : PC ← PC + $Crel_{sign}$	20 <i>bit Crel</i>	2
JNB <i>bit, Crel</i>	if <i>bit</i> =0 : PC ← PC + $Crel_{sign}$	30 <i>bit Crel</i>	2
JBC <i>bit, Crel</i>	if <i>bit</i> =1 : $bit \leftarrow 0$ PC ← PC + $Crel_{sign}$;	10 <i>bit Crel</i>	2
CJNE <i>A, direct, Crel</i>	if $A \neq (direct)$: PC ← PC + $Crel_{sign}$ if $A < (direct)$: CY ← 1 else CY ← 0	B5 <i>direct Crel</i>	2
CJNE <i>A, #data, Crel</i>	if $A \neq data$: PC ← PC + $Crel_{sign}$ if $A < data$: CY ← 1 else CY ← 0	B4 <i>data Crel</i>	2
CJNE <i>Rn, #data, Crel</i>	if $Rn \neq data$: PC ← PC + $Crel_{sign}$ if $Rn < data$: CY ← 1 else CY ← 0	B8 <i>data Crel</i>	2
CJNE <i>@R0/1, #data, Crel</i>	if $(R0/1) \neq data$: PC ← PC + $Crel_{sign}$ if $(R0/1) < data$: CY ← 1 else CY ← 0	B6 <i>data Crel /</i> B7 <i>data Crel</i>	2
DJNZ <i>Rn, Crel</i>	$Rn \leftarrow Rn - 1$ if $Rn \neq 0$: PC ← PC + $Crel_{sign}$	1101 <i>1rrr Crel</i>	2
DJNZ <i>direct, Crel</i>	$(direct) \leftarrow (direct) - 1$ if $(direct) \neq 0$: PC ← PC + $Crel_{sign}$	D5 <i>direct Crel</i>	2
NOP	;	00	1

Boolean variable manipulation

CLR <i>bit</i>	$bit \leftarrow 0$	C2 <i>bit</i>	1
SETB <i>C</i>	CY ← 1	D3	1
SETB <i>bit</i>	$bit \leftarrow 1$	D2 <i>bit</i>	1
CPL <i>C</i>	CY ← ~CY	B3	1
CPL <i>bit</i>	$bit \leftarrow \sim bit$	B2 <i>bit</i>	1
ANL <i>C, bit</i>	CY ← CY & <i>bit</i>	82 <i>bit</i>	2
ANL <i>C, /bit</i>	CY ← CY & ~ <i>bit</i>	B0 <i>bit</i>	2
ORL <i>C, bit</i>	CY ← CY <i>bit</i>	72 <i>bit</i>	2
ORL <i>C, /bit</i>	CY ← CY ~ <i>bit</i>	A0 <i>bit</i>	2
MOV <i>C, bit</i>	CY ← <i>bit</i>	A2 <i>bit</i>	1
MOV <i>bit, C</i>	$bit \leftarrow CY$	92 <i>bit</i>	2

Program Status Word register (PSW) D0 HEX.

CY	AC	F0	RS1	RS0	OV	F1	P
			Bank Register Select				
D7H	D6H	D5H	D4H	D3H	D2H	D1H	D0H